

Fast Charge Protocols, USB-PD 3.0 with PPS Controller

Description

The JD6621 is a highly integrated USB Power Delivery (PD) controller that supports USB PD 3.0 with Programmable Power Supply (PPS) specification designed for USB Type-C Downstream Facing Port (Source). It monitors the CC pin to detect a USB Type-C attach/detach. It is capable providing output voltage of 3.3V to 21V.

Additionally, the JD6621 integrates HW Super Charging Protocol (SCP), Fast Charging Protocol (FCP) and Qualcomm® Quick Charge™ 2.0/3.0/3+ (QC 2.0/3.0/3+) USB interface. It monitors USB D+/D- data line and automatically adjusts the output voltage depending on different powered device. If the powered device doesn't support USB PD protocol, the JD6621 can support other protocol as mentioned above.

The JD6621 integrates dual amplifiers with respectively reference voltages are included for voltage-loop and current-loop regulation to provide constant-voltage (CV) and constant-current (CC) regulation in applications of high precision control.

The JD6621 integrates 100mW switch to provide VCONN power for E-mark cable and provides

Features

Protocols:

- USB Power Delivery 3.0 with PPS Specifications, TID:3543
- 3.3V to 21V Power Sourcing
- 100mW VCONN Power (20mA)
- VBUSC and VCONN Discharge Function
- Supports Qualcomm® Quick Charge™ 2.0/3.0/3+
- Supports Fast Charging Protocol (FCP) & Super Charge Protocol (SCP)
- Supports USB DCP Applying 2.7V on D+ Line and 2.7V on D- Line
- Supports USB DCP Shorting D+ Line to D- Line per USB Battery Charging Specification, Revision 1.2

Others:

- Supports PDO Selectable Function
- Multi-Ports Control (MPC) Application
- Constant Voltage and Constant Current Control
- Over-Voltage Protection
- Under-Voltage Protection
- Over-Current Protection
- Over-Temperature Protection
- Short-Circuit Protection
- TQFN-20L (4 x 4 mm) Package

Applications

- Wall-Adapter
- Car Charger
- Power strip
- USB Power Output Ports

Pin Assignments

W7 Package: TQFN-20L (4mm x 4mm)





Figure 1. Pin Assignment of JD6621

Ordering Information



Firmware Information

Part Number	USB Type	Firmware Code	Note
JD6621W7	USB-C	Blank: USB-PD 3.0 with PPS, QC 2.0/3.0/3+	
JD6621AW7	USB-A	A: SCP, FCP and QC 2.0/3.0/3+	

Typical Application Circuit




Figure 2 USB C Connector Application Circuit

注：Q1 MOS选型时，MOS的VGS根据输出电压最大20V，推荐±20V，MOS的Vth最大阈值要远低于3.3V。

Q1 MOS 推荐型号	PW3428	PW3467	PW3475	PW3480	
VDS 电压	30V	30V	40V	40V	
ID	28A	67A	75A	80A	
RDS (ON)	<15mΩ	<5mΩ	<6mΩ	<3mΩ	
封装	DFN3*3-8L	DFN3*3-8L	DFN3*3-8L	DFN5*6-8L	
VGS	±20V	±20V	±20V	±20V	
推荐输出功 率	18W 至 45W (3.3V-20V)	45W 至 65W (3.3V-20V)	45W 至 65W (3.3V-20V)	65W 至 100W (3.3V-20V)	




Table 1. R_{PDO} and Power Configuration Selection:

R _{PDO} (Ω)	Power	5V	9V	12V	15V	20V	PPS	Power Reduction	5V	9V	12V	15V	20V	PPS
open	20W	3A	2.22A	1.67A	-	-	-	15W	3A	-	-	-	-	-
680k	25W	3A	2.77A	-	-	-	3.3V~5.9V/3A 3.3V~11V/2.25A	18W	3A	2A	-	-	-	-
470k	27W	3A	3A			-	3.3V~5.9V/3A 3.3V~11V/2.45A	18W	3A	2A	-	-	-	-
220k	30W	3A	3A	2.5A	2A	1.5A	3.3V~11V/2.7A 3.3V~21V/1.45A	20W	3A	2.22A	1.67A	-	-	-
100k	45W	3A	3A	3A	3A	2.25A	3.3V~11V/3A 3.3V~21V/2.15A	20W	3A	2.22A	1.67A	-	-	-
68k	45W	3A	3A	3A	3A	2.25A	3.3V~11V/3A 3.3V~21V/2.15A	30W	3A	3A	2.5A	2A	1.5A	3.3V~11V/2.7A 3.3V~21V/1.45A
47k	65W	3A	3A	3A	3A	3.25A	3.3V~11V/3A 3.3V~21V/3.1A *3.3V~11V/5A *3.3V~21V/3.1A	20W	3A	2.22A	1.67A	-	-	-
22k	65W	3A	3A	3A	3A	3.25A	3.3V~11V/3A 3.3V~21V/3.1A *3.3V~11V/5A *3.3V~21V/3.1A	45W	3A	3A	3A	3A	2.25A	3.3V~11V/3A 3.3V~21V/2.15A
10k	100W	3A	3A	*5A	*5A	*5A	3.3V~11V/3A 3.3V~21V/3A *3.3V~11V/5A *3.3V~21V/5A	45W	3A	3A	3A	3A	2.25A	3.3V~11V/3A 3.3V~21V/2.15A
0	100W	3A	3A	*5A	*5A	*5A	3.3V~11V/3A 3.3V~21V/3A *3.3V~11V/5A *3.3V~21V/5A	65W	3A	3A	3A	3A	3.25A	3.3V~11V/3A 3.3V~21V/3.1A *3.3V~11V/5A *3.3V~21V/3.1A

*E-Mark support

Typical Application Circuit (Continued)




Figure 3 USB-A Connector Application Circuit

Functional Pin Description

Pin Name	Pin No.	Pin Function
GPIO2	1	Programmable digital input/output pin.
GPIO3	2	Programmable digital input/output pin.
NC	3	No connection.
TM	4	External thermal sensor connection node (NTC).
GND	5	Ground pin. Connect this pin to exposed pad.
CS-	6	Negative input of a current sense amplifier. Connect to the current sense resistor on the VBUS power path.
CS+	7	Positive input of a current sense amplifier. Connect to the current sense resistor on the VBUS power path.
D+	8	USB D+ data line for USB interface.
D-	9	USB D- data line for USB interface.
VDDM	10	Internal regulator output. Connect a 1uF capacitor to GND to stabilize the internal regulator voltage.
CC2	11	Type-C configuration channel signal 2.
CC1	12	Type-C configuration channel signal 1.
VBUS	13	VBUS voltage detection pin.
SRCG	14	NMOS gate node control pin.
VBUSC	15	VBUSC voltage detection and discharge pin.
OPTO	16	Output voltage control pin. Current sink function for opto-coupler node.
IFB	17	Feedback input pin for constant-current loop.
FBO	18	Feedback output pin. Current sink/source FB node.
MPC	19	Multi-ports control pin. Connect a 100kΩ resistor to GND.
RPDO	20	Select the PDO VBUS voltage. Connect a resistor to ground.

Absolute Maximum Ratings ^(Note 1)

- VBUS, VBUSC, SRCG Pins Voltage ----- -0.3V to +35V
- CC1, CC2, D+, D-, OPTO Pins Voltage ----- -0.3V to +24V
- All Other Pins Voltage ----- -0.3V to +7V
- Maximum Junction Temperature (T_J) ----- +150°C
- Storage Temperature (T_S) ----- -65°C to +150°C
- Lead Temperature (Soldering, 10sec.) ----- +260°C
- Package Thermal Resistance, (θ_{JA})
 - TQFN-20L ----- TBD
- Package Thermal Resistance, (θ_{JC})
 - TQFN-20L ----- TBD

Note 1: Stresses beyond this listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Recommended Operating Conditions

- Operation Temperature Range (T_{OPR}) ----- -40°C to +125°C

Electrical Characteristics

(VBUS=5V, $T_A=25^\circ\text{C}$ and the recommended supply voltage range, unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Power						
VBUS Input Voltage Range	V_{BUS}		3.3		21	V
VBUS Supply Current		$V_{\text{BUS}} = 5\text{V}$, Nothing Attach		TBD		μA
NMOS Gate Driver						
SRCGC Sourcing Current		$0\text{V} \leq V_{\text{SRCGC}} - V_{\text{BUSC}} \leq 6\text{V}$		TBD		μA
Sourcing Voltage (ON) between SRCGC and VBUS			5		15	V
VBUSC						
VBUSC Bleed Discharge Resistance	R_{CBLEED}		8	10	12.5	$\text{k}\Omega$
VBUSC Discharge Resistance	R_{CDIS}			400		Ω
USB Type-C						
SRC CC Current	$I_{\text{CC_3A}}$	Cable is attached whit Rd, PD Disabled	304	330	356	μA
D+/D- OV Threshold ^(Note 2)	V_{DPDNOV}	In DCP mode		7		V
D+/D- OV Threshold ^(Note 2)	V_{DPDNOV}	In HVDCP Mode		4		V
CCOV Rising ^(Note 2)	$V_{\text{CCOV-rising}}$			$1.04^* V_{\text{DD}}$		V
CCOV Falling ^(Note 2)	$V_{\text{CCOV-falling}}$			V_{DD}		V
High Voltage Dedicated Charging Port (HVDCP)						
Data Detect Voltage	$V_{\text{DAT(REF)}}$		0.25	0.325	0.4	V
Output Voltage Selection Reference	$V_{\text{SEL_REF}}$		1.8	2.0	2.2	V
D+ High Glitch Filter Time	$T_{\text{GLITCH(BC)-D+}_H}$		1000	1250	1500	ms
D- Low Glitch Filter Time	$T_{\text{GLITCH(BC)-D-}_L}$			1		ms
Output Voltage Glitch Filter Time	$T_{\text{GLITCH(V) CHANGE}}$		20	40	60	ms
D- Pull-Down Resistance	$R_{\text{D-}(DWN)}$			20		$\text{k}\Omega$
Continuous Mode Glitch Filter Time ^(Note 2)	$T_{\text{GLITCH-CON T-CHANGE}}$		100		200	μs
D+ Leakage Resistance	$R_{\text{DAT-LKG}}$	$V_{\text{DD}} = 3.2\text{-}6.4\text{V}, V_{\text{D+}} = 0.6\text{-}3.6\text{V}$ Switch SW1 = Off	300	500	800	$\text{k}\Omega$
Switch SW1 On-Resistance	$R_{\text{DS_ON_N1}}$	$V_{\text{DD}} = 5\text{V}, \text{SW1} = 200\mu\text{A}$			40	Ω
Up/Down Current Step	$I_{\text{UP}}, I_{\text{DOWN}}$	$I_{\text{UP}} = 40\mu\text{A} (9\text{V}), 70\mu\text{A} (12\text{V}),$ $I_{\text{DOWN}} = 14\mu\text{A} (3.6\text{V})$		2		μA

Electrical Characteristics (Continued)


(VBUS=5V, $T_A=25^\circ\text{C}$ and the recommended supply voltage range, unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
DCP Charging Mode						
D+ _{.048V} /D− _{.048V} Line Output Voltage			0.44	0.48	0.52	V
D+ _{.048V} /D− _{.048V} Line Output Impedance				900		kΩ
Apple Mode						
D+ _{.27V} /D− _{.27V} Line Output Voltage			2.57	2.7	2.84	V
D+ _{.27V} /D− _{.27V} Line Output Impedance				33.6		kΩ
D- Section (FCP or SCP)						
D- Tx Valid Output High	V_{TX-VOH}		2.55		3.6	V
D- Tx Valid Output Low	V_{TX-VOL}				0.3	V
D- Rx Valid Output High	V_{RX-VIH}		1.4		3.6	V
D- Rx Valid Output Low	V_{RX-VIL}				1.0	V
D- Output Pull-Low Resistance ^(Note 2)	R_{PD}		400	500	600	Ω
Unit Interval For FCP PHY Communication	UI	$f_{CLK} = 125\text{kHz}$	144	160	180	μs
Regulator Section						
Voltage Control Loop Reference	V_{REF}			1.21		V
Current control Loop Reference	CS+	$R_{sense} = 10\text{m}\Omega$	In SCP	60		mV
			In QC	36		mV
			In USB-PD	120% * I_{OUT}		mV
OPTO Sinking Current	I_{OPTO}			27	80	mA

Note 2: Not production tested.


Outline Information

TQFN-20L 4mm × 4mm (pitch 0.5mm) Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.70	0.80
A1	0.00	0.05
C	0.18	0.25
E	4.00 BSC	
D	4.00 BSC	
L	0.30	0.50
b	0.20	0.30
e	0.50 BSC	
E1	1.90	2.40
D1	1.90	2.40

Carrier Dimensions



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
12	8	13	330	12.4	400~1000	3,000

Life Support Policy

Jadard's products are not authorized for use as critical components in life support devices or other medical systems.