



PULAN TECHNOLOGY CO., LIMITED


8205GT

Dual N-Channel High Density Trench MOSFET

PRODUCT SUMMARY		
V _{DSS}	I _D	R _{D(on)} (mΩ) Max
20V	6A	27 @ V _{GS} = 4V
	5.2A	38 @ V _{GS} = 2.5V

FEATURES

- Super high dense cell trench design for low R_{D(on)}.
- Rugged and reliable.
- Ideal for Li ion battery pack application.



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GS}	± 8	V
Drain Current-Continuous ^a @ T _A = 25 °C -Pulse ^b	I _D	6	A
	I _{DM}	24	A
Drain-Source Diode Forward Current ^a	I _S	1.7	A
Maximum Power Dissipation ^a	P _D	1.5	W
T _A =25°C		0.96	
Operating Junction and Storage Temperature Range	T _J , T _{STG}	- 55 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R _{thJA}	83	°C/W
--	-------------------	----	------

Note :

a. Surface Mounted on FR4 Board , t = 10sec .

b. Pulse width limited by maximum junction temperature.



PULAN TECHNOLOGY CO., LIMITED

8205GT

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = 20\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$		1		μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}} = \pm 12\text{V}$, $\text{V}_{\text{DS}} = 0\text{V}$		± 100		nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = 250\mu\text{A}$	0.5	0.9	1.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = 4\text{V}$, $\text{I}_D = 6\text{A}$		23	27	m
		$\text{V}_{\text{GS}} = 2.5\text{V}$, $\text{I}_D = 5.2\text{A}$		30	38	
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_S = 1.7\text{A}$			1.2	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}} = 8\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$ $f = 1.0\text{MHz}$		522		pF
Output Capacitance	C_{oss}			124		pF
Reverse Transfer Capacitance	C_{rss}			148		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	$t_{\text{D(ON)}}$	$\text{V}_{\text{DD}} = 10\text{V}$, $\text{I}_D = 1\text{A}$ $\text{V}_{\text{GEN}} = 4.5\text{V}$ $\text{R}_L = 10$ $\text{R}_{\text{GEN}} = 6$		10		ns
Rise Time	t_r			8.2		ns
Turn-Off Delay Time	$t_{\text{D(OFF)}}$			2.5		ns
Fall Time	t_f			6		ns
Total Gate Charge	Q_g	$\text{V}_{\text{DS}} = 10\text{V}$, $\text{I}_D = 3\text{A}$ $\text{V}_{\text{GS}} = 4.5\text{V}$		6.1		nC
Gate-Source Charge	Q_{gs}			1.7		nC
Gate-Drain Charge	Q_{gd}			1.4		nC

Note :

b. Pulse Test : Pulse width 300us , Duty Cycle 2% .

c. Guaranteed by design , not subject to production testing .




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Gate Charge



VDS , Drain-Source Voltage (V)
Figure 7. Maximum Safe Operating
Area



VSD , Body Diode Forward Voltage (V) Figure 8.
Body Diode Forward Voltage Variation
with Source Current





Figure 9. Switching Test Circuit and Switching
Waveforms




Figure 10. Normalized Thermal Transient Impedance Curve